

Description

[SELF-ALIGNED RAISED EXTRINSIC BASE BIPOLAR TRANSISTOR STRUCTURE AND METHOD]

BACKGROUND OF INVENTION

[0001] Technical Field

[0002] The present invention relates generally to bipolar transistors, and more particularly, to a self-aligned raised extrinsic base bipolar transistor structure and method of fabricating the same.

[0003] Related Art

[0004] Self-aligned bipolar transistors with raised extrinsic base are the focus of integrated circuits fabricated for high performance mixed signal applications. Producing bipolar transistors for high speed applications requires improvements to the NPN junction to improve unit current gain frequency (f_T) and maximum oscillation frequency (f_{MAX}). f_T is inversely proportional to base transit time (tb)(i.e., $1/tb$)

and collector–base capacitance (C_{cb})(i.e., $1/C_{cb}$). One approach to reduce transit time is to eliminate base widening due to thermal enhanced diffusion (TED) effects on the extrinsic base and loss of intrinsic base definition caused by the lateral diffusion of dopants during implantation of the extrinsic base. A deposited, raised extrinsic base eliminates implant damage in the intrinsic base region and therefore does not precipitate base widening during formation. A more important RF design parameter is f_{MAX} , which is proportional to $(f_T/(R_b \cdot C_{cb}))^{0.5}$. f_{MAX} benefits from improved f_T and collector–base capacitance (C_{cb}), but also requires reducing base resistance (R_b). There are several methods to improve R_b , an important aspect of which is emitter–base alignment. A fully self-aligned raised extrinsic base method will improve f_T and f_{MAX} of a bipolar transistor. Current approaches to achieve these improvements increase process complexity in order to maintain the extrinsic base self-aligned to the emitter, or employ a non-self aligned (NSA) structure in favor of a more simple process.

[0005] An approach for self-aligned with raised extrinsic base fabrication is disclosed by Chantre et al. in US. Patent No. 6,472,262 B2. However, the Chantre et al. process results

in less lateral control and higher base resistance due to continuous oxide layer 20, which leads to not only increased R_b but also poorer R_b control. Etch selectivity of silicon-germanium to silicon is required.

[0006] Another approach is disclosed in Ahlgren in US Publication No. 2003-0064555A1. However, this process is complex.

[0007] In view of the foregoing, there is a need in the art for a method of fabricating a self-aligned bipolar transistor structure that does not suffer from the problems of the related art.

SUMMARY OF INVENTION

[0008] The invention includes a method of fabricating a bipolar transistor structure that provides f_T and f_{MAX} improvements of a raised extrinsic base using non-self-aligned techniques to establish a self-aligned structure. Accordingly, the invention eliminates the complexity and cost of current self-aligned raised extrinsic base processes. The invention forms a raised extrinsic base and an emitter opening over a landing pad, i.e., etch stop layer, then replaces the landing pad with a conductor that is converted, in part, to an insulator. An emitter is then formed in the emitter opening once the insulator is removed from the emitter opening. An unconverted portion of the conductor

provides a conductive base link and a remaining portion of the insulator under a spacer isolates the extrinsic base from the emitter while maintaining self-alignment of the emitter to the extrinsic base. The invention also includes the resulting bipolar transistor structure.

[0009] A first aspect of the invention is directed to a method for fabricating a bipolar transistor with a raised extrinsic base, an emitter and a collector, the method comprising the steps of: a) providing an intrinsic base layer; b) forming a first insulator layer on a portion of the intrinsic base layer; c) forming a raised extrinsic base layer on the first insulator layer and the intrinsic base layer; d) forming a second insulator layer on the extrinsic base layer; e) providing an emitter opening by selectively removing portions of the extrinsic base layer and the second insulator layer to expose a portion of the first insulator layer; f) forming a spacer along a sidewall of the emitter opening; g) selectively removing the first insulator layer; h) forming a conductor in a space vacated by the first insulator layer; i) converting the conductor within the emitter opening to a third insulator such that the third insulator extends under at least a portion of the spacer; and j) forming the emitter.

[0010] A second aspect of the invention is directed to a self-aligned bipolar transistor structure comprising: an intrinsic base layer; a raised extrinsic base layer in direct contact with the intrinsic base layer; an emitter separated from the raised extrinsic base layer by a spacer and an oxide section under at least a portion of the spacer; and a conductive base link between the oxide section and the raised extrinsic base layer.

[0011] A third aspect of the invention is directed to a method for fabricating a bipolar transistor with a raised extrinsic base, an emitter and a collector, the method comprising the steps of: a) providing a landing pad positioned between an intrinsic base layer and an extrinsic base layer; b) providing an emitter opening by selectively removing portions of the extrinsic base layer to expose a portion of the landing pad; c) forming a spacer along a sidewall of the emitter opening; d) selectively removing the landing pad from the emitter opening, under the spacer and under a portion of the extrinsic base layer; e) forming a conductor in a space vacated by the landing pad; f) converting the conductor in the emitter opening and at least a portion under the spacer to an insulator; g) removing the insulator from within the emitter opening; and h) forming

the emitter.

[0012] The foregoing and other features of the invention will be apparent from the following more particular description of embodiments of the invention.

BRIEF DESCRIPTION OF DRAWINGS

[0013] The embodiments of this invention will be described in detail, with reference to the following figures, wherein like designations denote like elements, and wherein:

[0014] FIG. 1 shows a first step of a method of fabricating a bipolar transistor with a raised extrinsic base.

[0015] FIG. 2 shows a second step of the method.

[0016] FIG. 3 shows a third step of the method.

[0017] FIG. 4 shows a fourth step of the method.

[0018] FIG. 5 shows a fifth step of the method.

[0019] FIG. 6 shows a sixth step of the method.

[0020] FIG. 7 shows a seventh step of the method.

[0021] FIG. 8 shows an eighth step of the method.

[0022] FIG. 9 shows a ninth step of the method.

[0023] FIG. 10 shows a tenth step of the method and a resulting bipolar transistor.

DETAILED DESCRIPTION

[0024] With reference to the accompanying drawings, FIG. 1 shows a starting point for the processing of the invention. In FIG. 1, a silicon-trench isolation (STI) 10 is provided of silicon dioxide (SiO_2) (hereinafter "oxide") having an active silicon (Si) region 12 in a portion thereof. A low temperature epitaxial (LTE) growth of silicon over this structure results in an intrinsic base layer 14 including a polysilicon portion 16 formed over STI 10 and a silicon intrinsic base portion 18 formed over active silicon region 12. Intrinsic base portion 18, as will become apparent below, provides an intrinsic base of a resulting self-aligned bipolar transistor structure 200 (FIG. 10).

[0025] A first insulator layer (not shown in its entirety) is then formed over intrinsic base layer 14, patterned and etched to form a landing pad 22, i.e., an etch stop layer, on a portion 24 of intrinsic base portion 18. Landing pad 22 may be formed, for example, by conducting a high temperature oxidation (HTO) or by a high-pressure oxidation (HIPOX) process, and then patterning and etching away the oxide layer. The above noted oxidation processes are meant to be illustrative, and other processes may also be applicable. For example, landing pad 22 may be formed of

silicon nitride, or multiple layers of insulator/conductor or insulator/insulator.

[0026] FIG. 2 illustrates forming a raised extrinsic base layer 30 on the first insulator layer (i.e., landing pad 22) and intrinsic base layer 14 to provide an extrinsic base 32. Extrinsic base layer 30 may include a polysilicon and/or a single crystal silicon. The polysilicon/silicon may include a dopant such as boron. A second insulator layer 34 such as an oxide layer may then be formed, e.g., by deposition, on extrinsic base layer 30. Second insulator layer 34 may be of any type of deposited oxide or nitride such as high density plasma (HDP) oxide, high-temperature oxide (HTO), TEOS oxide, etc.

[0027] FIG. 3 illustrates providing an emitter opening 50 using an emitter window mask layer 40 including an emitter window 42. Mask layer 40 may be any now known or later developed mask. At this point, as shown in FIG. 4, portions of extrinsic base layer 30 and second insulator layer 32 are removed using an etch 46. Etch 46 extends through second insulator layer 32 and extrinsic base layer 30 to expose a portion of the first insulator layer, i.e., landing pad 22. Etch 46 may be, for example, a selective reactive ion etch (RIE).

[0028] As shown in FIGS. 5–6, a next step includes selectively removing the first insulator layer, i.e., landing pad 22. If allowed to remain, oxide landing pad 22 under extrinsic base layer 30 results in higher resistance. As shown in FIG. 5, a first part of removing landing pad 22 includes forming an inner silicon nitride (hereinafter "nitride") spacer 62 on a sidewall 64 of emitter opening 50 in a conventional fashion, e.g., by depositing a nitride layer (actual layer not shown) and etching to form spacer 62. Next, as shown in FIG. 6, a wet etch 70 is conducted to selectively remove the first insulator layer, i.e., landing pad 22, from emitter opening 50 and under spacer 62 (openings 74). In addition, a portion under extrinsic base layer 30 is also removed. Wet etch 70 may include, for example, a buffered hydro-fluoric acid (BHF) or diluted HF etch or another conventional wet etch. It should be recognized that spacer 62 may also be constructed after removal of landing pad 22, i.e., the order or processing is not critical.

[0029] In FIG. 7, a conductor 80 is formed in a space vacated by landing pad 22, i.e., in emitter opening 50, under spacer 62 and under the portion of extrinsic base layer 30. Conductor 80 may be formed by a low temperature epitaxial

(LTE) growth of silicon. As the LTE growth occurs, single crystal silicon re-grows in emitter opening 50 and within openings 74 under spacer 62 and the portion of extrinsic base layer 30 where landing pad 22 existed. As a result, conductor 80 forms a conductive base link 82 between extrinsic base layer 30 and intrinsic base layer 14, and in particular, intrinsic base portion 18. In contrast to landing pad 22, base link 82 provides a direct link between extrinsic base layer 30 and intrinsic base portion 18.

[0030] Next, as shown in FIG. 8, an oxidation 90 is conducted such as high pressure oxidation (HIPOX) 90 into emitter opening 50 to form an oxide portion 92 from conductor 80 (FIG. 7) within emitter opening 50 and from any conductor (not shown) formed on spacer 62 sidewalls and second insulator layer 34. Where a conductor is formed on spacer 62 sidewalls and second insulator layer 34, oxidation 90 may form a continuous layer, which is later removed as will be discussed below. The amount of oxidation determines how far into conductor 80 the oxide portion 92 is formed, and as will be more apparent below, the spacing between extrinsic base layer 30 and emitter 110 (FIG. 10). As illustrated in FIG. 8, oxide portion 92 separates base link 82 from emitter opening 50. In one em-

bodiment, oxide portion 92 exists within emitter opening 50 and under at least a portion of spacer 62. Depending on the amount of oxidation provided, oxide portion 92 may also extend under a portion of extrinsic base layer 30. However, it is preferable, that oxide portion 92 be present only under spacer 62 to reduce the link resistance between extrinsic base layer 30 and intrinsic base layer 14, 18.

[0031] Next, as shown in FIG. 9, an etch 100 to remove oxide portion 92 within emitter opening 50 is conducted. Etch 100 may also remove any oxide from spacer 62 sidewalls and atop second insulator layer 34 if present. Etch 100 can be, for example, a chemical-oxide remove (COR) etch, reactive ion etch (RIE) or a dilute hydrofluoric acid (DHF) etch. The former includes reacting oxide portion 92 to form a reaction product, as described in U.S. Patent No. 5,282,925, which is hereby incorporated by reference. In one embodiment, oxide portion 92 is reacted by exposure to a vapor phase etch comprising hydrogen fluoride and ammonia gas. In another embodiment, the vapor phase etch may comprise ammonia bifluoride. The conditions and concentrations of material may vary according to specific applications. The reaction product includes etched

oxide and reactants and combinations thereof. Removal of the reaction product may be accomplished by: evaporating the reaction product from the surface, for example, by heating the substrate, or by rinsing the surface with water (H_2O).

[0032] As shown in FIG. 9, as a result of the above-described etch, oxide portion 92 is removed within emitter opening 50. Note, however, a remaining portion 102 of oxide portion 92 remains below at least a portion of spacer 62 and, possibly, a portion of extrinsic base layer 30 depending on the amount of oxidation. Remaining portion 102 provides insulation between extrinsic base layer 30 and a to-be-formed emitter. In addition, the size of remaining portion 102 defines a spacing between emitter 110 (FIG. 10) formed in opening 50 and base link 82 and/or extrinsic base layer 30.

[0033] Finally, as shown in FIG. 10, a polysilicon layer is deposited, patterned and etched to form emitter 110 within emitter opening 50. It should be recognized that as a polysilicon layer is deposited, it may be re-aligned, i.e., some portion is converted to a monocrystalline silicon. Other processing to finalize transistor 200 may be conducted according to any now known or later developed

manner. Transistor 200 includes an intrinsic base layer 14, 18; a raised extrinsic base layer 30 in direct contact with intrinsic base layer 14, 18; an emitter 110 separated from raised extrinsic base layer 30 by spacer 62 and oxide section 102 (of converted conductor) under spacer 62; and a conductive base link 94 between oxide section 102 and raised extrinsic base layer 30. In addition, raised extrinsic base layer 30 is non-planar.

[0034] While this invention has been described in conjunction with the specific embodiments outlined above, it is evident that many alternatives, modifications and variations will be apparent to those skilled in the art. Accordingly, the embodiments of the invention as set forth above are intended to be illustrative, not limiting. Various changes may be made without departing from the spirit and scope of the invention as defined in the following claims.